Chapter Study

BCA Semester 1 Digital Logic () Questions & Answers | Past TU Exam Papers

Practice from Digital Logic with detailed solutions and model answers from past Tribhuvan University exams.

20
Questions
120
Marks
Back to All Chapters

Simplify (using k-map) the given Boolean function in both SOP and POS using the don't care condition if:

f(A,B,C,D)=(0,1,3,7,8,12)d(5,10,13,14)f(A, B, C, D) = ℼ(0,1,3,7,8,12) ℼ d(5,10,13,14).

MediumTHEORY5 marks2019(TU FOHSS Final)

Define decoder. Draw logic diagram and truth table of 3 to 8 line decoder.

MediumTHEORY5 marks2019(TU FOHSS Final)

Define ROM. Implement the following combinational logic function using ROM: image

MediumTHEORY5 marks2019(TU FOHSS Final)

Define PLA. Design PLA circuit with given function. F1(A,B,C)=Σ(3,5,6,7)F1(A, B, C) = Σ(3,5,6,7)

F2(A,B,C)=Σ(0,2,4,7)F2(A, B, C) = Σ(0,2,4,7)

Design PLA Program table also.

HardTHEORY10 marks2019(TU FOHSS Final)

Define universal gate. Explain Universal gates with their graphical symbol, algebraic expression, truth table, and Venn diagram.

MediumTHEORY5 marks2020(TU FOHSS Final)

Define Decoder. Explain binary to octal converter with block diagram, truth table and logic diagram.

MediumTHEORY5 marks2020(TU FOHSS Final)

Simplify the Boolean function F(w, x, y, z) = π(0,2,4,6,8,10,12,14) and don’t care conditions d(w, x, y, z) = π(1,3,9,11) using K-Map method for both SOP and POS form.

MediumTHEORY5 marks2020(TU FOHSS Final)

Define Multiplexer. Explain 4:1 multiplexer with its block diagram, truth table and logic diagram.

MediumTHEORY5 marks2020(TU FOHSS Final)

Simplify given Boolean function in both SOP and POS using k-map where d represents don't care condition.F (A, B, C, D) = ∏ (2, 3, 4, 5, 7, 9, 10) and ∏ d (0, 6, 11)

MediumTHEORY5 marks2021(TU FOHSS Final)

Define combinational logic circuit. Design a full adder with its truth table, logic diagram and Boolean expression.

MediumTHEORY5 marks2021(TU FOHSS Final)

Define Decoder. Design BCD to Decimal decoder with its block diagram, truth table, circuit diagram and mathematical expression.

MediumTHEORY5 marks2021(TU FOHSS Final)

Explain basic gates and universal gate. Realize NOR gate as a universal gate.

MediumTHEORY5 marks2021(TU FOHSS Final)

Explain PLA with its block diagram. Design a combinational circuit using a ROM that accepts a 3-bit number and generates an output binary number equal to the square of the input number with circuit diagram, truth table and block diagram.

HardTHEORY10 marks2021(TU FOHSS Final)

Define multiplexer. Explain 4:1 multiplexer with its block diagram, truth table and logic diagram. Mention how a 4:1 multiplexer works like lower order multiplexer.

HardTHEORY10 marks2021(TU FOHSS Final)

Simplify given Boolean function in both SOP and POS using k-map where d represents don't care condition.F (A, B, C, D) = ∏(0, 1, 3, 7, 8, 12) and ∏ d(5, 10, 13, 14)

MediumTHEORY5 marks2022(TU FOHSS Final)

Define combinational circuit. Write a combinational circuit design procedure. Design a half adder with its truth table, logic diagram and Boolean expression.

MediumTHEORY5 marks2022(TU FOHSS Final)

Define Priority encoder. Design 4:2 priority encoder with its block diagram, truth table, circuit diagram and mathematical expression.

MediumTHEORY5 marks2022(TU FOHSS Final)

Why NAND and NOR gates are called universal gates? Realize NAND gate as universal gate.

MediumTHEORY5 marks2022(TU FOHSS Final)

Define PLA with its block diagram. Realize BCD to gray code converter using PAL.

HardTHEORY10 marks2022(TU FOHSS Final)

Explain the universal gates with their logic symbol, logic expression, and truth table. Realize an OR Gate using NAND Gate.

MediumTHEORY5 marks2023(TU FOHSS Final)
Showing 20 questions (more available)

Unit 3: Combinational Logic Design chapter questions with answers for Digital Logic (BCA Semester 1). Prepare for TU exams with our comprehensive question bank and model answers.